



THADEWWITTEN







MAPPING HARDWARE MODELS TO RECONFIGURABLE BOARDS 350 **GATE** RTL **NETLIST** ₅ 351 365 - 360 **358** / SYNTHESIZER STRUCTURED **CLUSTERING SERVER** RTL **SOFTWARE** 364 **MAPPING FPGA** LOGIC FUNCTION COMPONENT 359 DECOMPOSITION LIB 366 361 352 - 362 367 COARSE-GRAIN MODULE **PLACEMENT GENERATOR** 353 368 363 **FINE-GRAIN PLACEMENT PLACE** LOGIC -AND-SYNTHESIZER **ROUTE** 354 **FPGA NETLIST** - 355 **ROUTING TASK -** 370 - 356 FIG. 6 HARDWARE BITSTREAM START-UP **CONFIG FILE**


		F12	F13	F14	F21	F22	F23	F24	F31	F32	F33	F34	F41	F42	F43	F44
F11	_	-	-	-	-	0	0	0	_	0	0	0	_	0	0	0
F12	-	-	-	_	0	-	0	0	0	-	0	0	0	_	0	0
F13	•	-	-	-	0	0	~	0	0	0	-	0	0	0	-	0
F14	_	-	-	-	0	0	0	-	0	0	0	-	0	0	0	-
F21	_	0	ö	0	_	-	-	-	-	0	0	0	-	0	0	0
F22	0	-	0	0	-	_	-	-	0	-	0	0	0	-	0	0
F23	0	0	_	0	_	-	_	-	0	0		0	0	0	_	0
F24		0	0	-	-	-	-	-	0	0	0	-	0	0	0	1
F31	_	0	0	0	_	0	0	0	_	-	-	-	_	0	0	0
F32	0	-	0	0	0	-	0	0	_	-	-	_	0	-	0	0
F33	0	0	-	0	0	0	-	0	_	-	_	-	0	0	-	0
F34	0	0	0	-	0	0	0	-	-	-	-	-	0	0	0	-
F41	_	0	0	0	-	0	0	0	·	0	0	0	-	-	_	-
F42	0	-	0	0	0	-	0	0	0	-	0	0	-	-	_	-
F43	0	0	-	0	0	0	-	0	0	0	-	0	_	-	-	-
F44	0	0	0	-	0	0	0	-	0	0	0	-	-	-	-	-

FIG. 7










































FIG. 17








FIG. 18b













FIG. 21














```
module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;
always@(posedge clock or negedge reset)
   if(~reset)
     q = 0;
   else
     q = d;
endmodule
module example;
  wire d1, d2, d3;
wire q1, q2, q3;
  reg sigin;
  wire sigout;
  reg clk, reset;
  register regl (clk, reset, dl, ql);
  register reg2 (clk, reset, d2, q2); register reg3 (clk, reset, d3, q3);
  assign d1 = sigin ^ q3;
  assign d2 = q1 ^ q3;
  assign d3 = q2 ^ q3;
  assign sigout = q3;
  // a clock generator
  always
  begin
     clk = 0;
     #5;
     clk = 1;
     #5;
  end
  // a signal generator
  always
  begin
     #10;
     sigin = $random;
  end
  // initialization
  initial
  begin
     reset = 0;
     sigin = 0;
     #1;
     reset =1;
     #5;
     $monitor($time, " %b, %b", sigin, sigout);
     #1000 $finish;
  end
  end module
```





FIG. 27

```
module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;
always@(post edge clock or negedge reset)

    Register definition

   if(~reset)
     q = 0
                                                    900
   else
     q = d;
endmodule
module example;
                           Wire interconnection info
   wire d1, d2, d3;
   ware q1, q2, q3;
                                907
                         Test-bench input -- 908
   reg sigin;
                       - Test-bench output -- 909
   wire sigout;
   reg clk, reset;
S1 register reg 1 (clk, reset, d1, q1);
S2 register reg 2 (clk, reset, d2, q2);
Register component
S3 register reg 3 (clk, reset, d3, q3);
                                                  901
S4 assign d1 = sigin ^ q3;
S5 assign d2 = q1 ^ 3;
                                 Combinational component
S6 assign d3 = q2 ^ q3;
S7 assign signout = q3;
   // a clock generator
   always
   begin
     clk = 0;
                           Clock component
     #5;
     clk = 1;
     #5;
   end
   // a signal generator
   always
   begin
                             Test-bench component (Driver)
     sigin = $random;
   end
   // initialization
   initial
 -begin
     reset = 0;
                          Test-bench component (initialization)
     sigin = 0;
     #1;
                             905
     reset = 1;
     #5;
                                                   Test-bench
     $monitor($time, "%b, %b", sigin, sigout) Component
     #1000 $finish;
  end
   end module
                                                           906
```













FIG. 30




















I/O PIN OVERVIEW OF FPGA LOGIC DEVICE





FIG. 36

FPGA INTERCONNECT BUSES



BOARD CONNECTION - SIDE VIEW





FIG. 38(a)






FIG. 39



FPGA ARRAY CONNECTION BETWEEN BOARDS




FIG. 40(a)







FIG. 40(b)






















2x30 HEADER, SMD, COMPONENT SIDE

1841
2x30 RECEPTACLE, SMD, SOLDER SIDE


1842
2x45, 2x30 HEADER, THRU HOLE, COMPONENT SIDE


1843
2x45, 2x30 RECEPTACLE, THRU HOLE, SOLDER SIDE


1844
R-PACK, SMD, COMPONENT SIDE


1845
2777772 R-PACK, SMD, SOLDER SIDE

FIG. 43












FIG. 48








FIG. 49

JOB SWAPPER




FIG. 50






FIG. 51



PRIORITY I JOB A
PRIORITY II JOB C
JOB D

TIME-SHARED HARDWARE USAGE:






FIG. 52













FIG. 55


















MEMORY READ DATA DOUBLE BUFFER









Typical User Design of PCI Add-on Cards





FIG. 64



Typical Hardware/Software Co-Verification



_____: DUT (Device Under Test)

FIG. 65

Typical Co-Verification by Using Emulator




FIG. 66



: running time at emulation speed

The rest of the target system is running at full speed.



SIMULATION




FIG. 67

CO-VERIFICATION WITHOUT EXTERNAL I/O




FIG. 68

CO-VERIFICATION WITH EXTERNAL I/O




FIG. 69

CONTROL OF DATA-IN CYCLE




FIG. 70




FIG. 71

CONTROL OF DATA-IN CYCLE




FIG. 72



CONTROL OF DATA-OUT CYCLE




FIG. 73






FIG. 74


SHIFT REGISTER




HOLD TIME ASSUMPTION FOR SHIFT REGISTER




MULTIPLE FPGA MAPPING FOR SHIFT REGISTER



HOLD TIME VIOLATION BY LONG CLOCK SKEW









FIG. 78



GLOBAL RETIMING



Controlled by the global reference clock.


FSM and I/O registers for retiming control.

(Prior Art)

FIG. 79



TIGF LATCH








FIG. 80(B)





GLOBAL TRIGGER SIGNAL




FIG. 82

RCC System




FIG. 83




FIG. 84

SINGLE-ROW FPGA PER BOARD




FIG. 85

TWO-ROW FPGA PER BOARD




FIG. 86

THREE-ROW FPGA PER BOARD




FIG. 87

FOUR-ROW FPGA PER BOARD




FIG. 88



INTERCONNECT FOR THREE-ROW PER BOARD

I/O Signals	Odd Board	Even Board	Common Board
	Connector-Group Pin-position	Connector-Group Pin-position	Connector-Group Pin-position
FPGA2_N	C1	S1	C1, S1
FPGA2_NH	C2	S3	C2, S3
FPGA1_NH	С3	S2	C3, S2
FPGA0_S	S4	C4	C4, S4
FPGA0_SH	S5	C6	C6, S5
FPGA1_SH	S6	C5	C5, S6




FIG. 90




FIG. 91




FIG. 92



Clock Specification




FIG. 93

Clock Generation Scheduler w/ Slices




FIG. 94

Clock Generation Slice





FIG. 95

Clock Generation Scheduler and Slices






FIG. 97





FIG. 98A



 ϕ

FIG. 98B